



## TYPICAL PROCESS FLOW




SOI wafer, Resistivity  $<0.005\Omega\text{-cm}$   
Device layer:  $30\ \mu\text{m}$   
B-OX:  $4\ \mu\text{m}$   
Handle Layer:  $400\ \mu\text{m}$



Mask 1: Photolithography ,  
Minimum dimension  $>3\mu\text{m}$



Etch: DRIE, Silicon  $30\mu\text{m}$



Etch: Dry Etch, Silicon di oxide



Release:Wet Etch Silicon di oxide



Metal Deposition:  
Aluminum upto  $1\ \mu\text{m}$ ,  
Gold upto  $0.5\ \mu\text{m}$



Capping by Anodic Bonding (Glass)  
Glass cavity depth:  $5\mu\text{m}$   
Electrode formation by Metal Deposition: Gold upto  $0.5\mu\text{m}$

## Design Rules

1. Gap between combs:  $> 3\mu\text{m}$
2. Comb/Beam width:  $> 3\mu\text{m}$
3. Perforation size:  $\geq 8\mu\text{m} \times 8\mu\text{m}$
4. Distance between perforations:  $\geq 12\mu\text{m}$  (on all sides)
5. Gap between proof mass and electrode(in capping wafer) :  $\leq 4.5\mu\text{m}$
6. Device layer thickness of SOI wafer is  $30\mu\text{m}$ , hence the structure has to be of  $30\mu\text{m}$  thickness.

**Note:** Participants are required to adhere to the design rules above, that are framed as per process requirements/constraints.