


## **TYPICAL PROCESS FLOW**



## **Design Rules**

- 1. Gap between combs:  $> 3\mu m$
- 2. Comb/Beam width: >  $3\mu m$
- 3. Perforation size: >/= 8μm X 8μm
- 4. Distance between perforations:  $>/=12\mu m$  (on all sides)
- 5. Gap between proof mass and electrode(in capping wafer) : < / =  $4.5\mu$ m
- 6. Device layer thickness of SOI wafer is  $30\mu m$ , hence the structure has to be of  $30\mu m$  thickness.

**Note:** Participants are required to adhere to the design rules above, that are framed as per process requirements/constraints.